#### REMARKS

Claims 1-33 were originally filed and are currently pending. Claims 1, 13, 17 and 31 are in independent form.

Claims 1, 13, 17, 31 and 33 have been amended by way of the present response. No new matter is added hereby.

Favorable reconsideration of the present application as currently constituted is respectfully requested.

### Regarding the Allowable Subject Matter

Applicant appreciates the indication in the pending Office Action that claims 4-7, 9-12, 20-23 and 25-28 are objected to as being dependent upon a rejected base claim, respectively, but would be allowable if rewritten in independent form including all of the limitations of the respective base claims and any intervening claims. In view of the present response, it is believed that claims 4-7, 9-12, 20-23 and 25-28 are in condition for allowance in their current form.

### Regarding the Claim Objections

Claims 1, 17 and 31 are objected to in the pending Office Action because of informalities in antecedent basis regarding the

recitation of "a SYNC pulse". In response, Applicant has appropriately amended claims 1, 17 and 31 by way of the present response. It is therefore believed that the pending claim objections have been overcome or otherwise rendered moot.

## Regarding the Claim Rejections - 35 U.S.C. §102

In the pending Office Action, claims 13-15 are rejected under 35 U.S.C. §102(b) as being unpatentable over U.S. Patent No. 5,434,996 to Bell (hereinafter the Bell reference).

In connection with these rejections, the Examiner has commented as follows with respect to the *Bell* reference as applied against base claim 13:

6. Regarding claim 13, Bell teaches a programmable synchronizer system for effectuating data transfer across a clock boundary between a core clock domain and a bus clock domain, wherein said core clock domain is operable with a core clock signal and said bus clock domain is operable with a bus clock signal, said core and bus clock signals having a ratio of N core clock cycles to M bus clock cycles, where  $N/M \ge 1$  (col. 1, lines 33-39), comprising:

c. control means for controlling said first and second circuit means, said control means operating responsive at least in part to configuration means that is

configurable based on at least one of skew and latency associated with said core clock signal (wherein a control means is inherent in order to generate control signals PCI\_COPY, ASYNCH, and HS\_SYNCH, the CPU clock and the PCI clock, figure 9; wherein the all of the clocks are adjusted to minimize skew using PLLs, col. 5, lines 11-20 and col. 6, lines 14-38).

Applicant respectfully submits that the \$102(b) rejection has been overcome or otherwise rendered moot by way of the present response. As currently amended, base claim 13 is directed to an embodiment of a programmable synchronizer system for effectuating data transfer across a clock boundary between a core clock domain and a bus clock domain. As now constituted, the claimed system involves, inter alia, a configuration means that is programmably configurable based on at least one of skew and latency associated with the core clock signal.

The Bell reference is directed to a circuit within a bus bridge operating in a first clock domain and a second clock domain. See Abstract. As noted in one of the applied passages of this reference, the Bell circuit is configured to minimize skew with respect to an internal CPU clock. See column 5, lines 14-19. Although signals such as PCI\_COPY, ASYNCH, and HS\_SYNCH, the CPU clock and the PCI clock are purportedly utilized with a goal

towards minimizing skew, Applicant respectfully submits that these teachings of *Bell* do not anticipate or suggest the feature of a clock circuit having a configuration means that is <a href="mailto:programmably">programmably</a> configurable based on specific settings of clock skew and/or latency associated with the core clock signal as is currently claimed.

Accordingly, at least for the foregoing reasons, base claim 13 is believed to be allowable over the *Bell* reference. Likewise, dependent claims 14 and 15, depending from base claim 13, are also in condition for allowance over *Bell*.

# Regarding the Claim Rejections - 35 U.S.C. §103

In the pending Office Action, claim 16 is rejected under 35 U.S.C. \$103(a) as being unpatentable over the *Bell* reference in view of U.S. Patent No. 6,516,362 to Magro et al., (hereinafter, the *Magro* reference.

Applicant respectfully submits that claim 16 is dependent on claim 13 and distinguishes over the Bell reference as discussed above. Applicant further submits that reliance on the Magro reference in combination with the Bell reference is of no avail with respect to the \$103 rejection of claim 16. Magro is

Feb. 2. 2007 10:49AM 2143638177

No. 2366 P. 30

PATENT APPLICATION DOCKET NO.: 200207722-2

directed to synchronizing data between clock domains operating at different frequencies. See Abstract. Although Magro provides a clock circuit, there is no teaching or suggestion with respect to the feature of a clock circuit having a configuration means that is programmably configurable with respect to a synchronizer controller, as is currently claimed by Applicant. Accordingly, the combined teachings of the Bell and Magro references do not anticipate or suggest all the features of dependent claim 16, depending from base claim 13. Claim 16 is therefore believed to be in condition for allowance over the applied art of record.

### Regarding the Double Patenting Rejections

Claims 1, 13, 17 and 31 are provisionally rejected on the ground of non-statutory obviousness-type double patenting as being unpatentable over claims 4 and 15 of co-pending Application No. 10/629,989.

Additionally, claims 1-3, 8, 13-19, 24 and 29-33 are rejected on the ground of non-statutory obviousness-type double-patenting as being unpatentable over claims 1-4, 10, 14-21 and 25 of U.S. Patent No. 7,100,065.

In response, terminal disclaimers with respect to co-pending Application No. 10/629,989 and U.S. Patent No. 7,100,065, respectively, are enclosed with this response. Accordingly, the rejections for obviousness-type double patenting are now believed to have been overcome.

### SUMMARY AND CONCLUSION

In view of the fact that none of the art of the record, whether considered alone or in combination discloses, anticipates or suggests the pending claims, and in further view of the above remarks and/or amendments, reconsideration of the Action and allowance of the present patent application are respectfully requested and are believed to be appropriate.

Respectfully submitted,

Dated: 2/2/2007

Shreen K. Danamraj Registration No. 41,696

### Correspondence Address

HEWLETT-PACKARD COMPANY Intellectual Property Administration P.O. Box 272400 Fort Collins, Colorado 80527-2400

Please direct telephone calls to:

Leslie P. Gehman (970) 898-3642